 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| STE48NM50 N-CHANNEL 550V @ Tjmax - 0.08 - 48A ISOTOP MDmeshTM MOSFET Table 1: General Features TYPE STE48NM50 s s s s Figure 1: Package RDS(on) < 0.1 ID 48 A VDSS (@Tjmax) 550V s s TYPICAL RDS(on) = 0.08 HIGH dv/dt AND AVALANCHE CAPABILITIES 100% AVALANCHE TESTED LOW INPUT CAPACITANCE AND GATE CHARGE LOW GATE INPUT RESISTANCE TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS ISOTOP DESCRIPTION The MDmeshTM is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESHTM horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products. Figure 2: Internal Schematic Diagram APPLICATIONS The MDmeshTM family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies. Table 2: Order Codes SALES TYPE STE48NM50 MARKING E48NM50 PACKAGE ISOTOP PACKAGING TUBE Rev. 2 March 2005 1/9 www..com STE48NM50 Table 3: Absolute Maximum ratings Symbol VGS ID ID IDM ( ) PTOT dv/dt (*) VISO Tstg Tj Gate- source Voltage Drain Current (continuous) at TC = 25C Drain Current (continuous) at TC = 100C Drain Current (pulsed) Total Dissipation at TC = 25C Derating Factor Peak Diode Recovery voltage slope Insulation Winthstand Voltage (AC-RMS) Storage Temperature Max. Operating Junction Temperature Parameter Value 30 48 30 192 450 3.6 15 2500 -65 to 150 150 Unit V A A A W W/C V/ns V C C ( )Pulse width limited by safe operating area (*) ISD 48A, di/dt 400 A/s, VDD V(BR)DSS, Tj TJMAX. Table 4: Thermal Data Rthj-case Thermal Resistance Junction-case Max Typ 0.28 0.05 C/W C/W Rthc-sink (**) Thermal Resistance Case-sink (**) with conductive GREASE Applies Table 5: Avalanche Characteristics Symbol IAR EAS Parameter Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by Tj max) Single Pulse Avalanche Energy (starting Tj = 25 C, ID = IAR, VDD = 50 V) Max Value 15 810 Unit A mJ ELECTRICAL CHARACTERISTICS (TCASE =25C UNLESS OTHERWISE SPECIFIED) Table 6: On/Off Symbol V(BR)DSS IDSS IGSS VGS(th) RDS(on) Parameter Drain-source Breakdown Voltage Zero Gate Voltage Drain Current (VGS = 0) Gate-body Leakage Current (VDS = 0) Gate Threshold Voltage Static Drain-source On Resistance Test Conditions ID = 250 A, VGS = 0 VDS = Max Rating VDS= Max Rating, TC= 125C VGS = 30V VDS = VGS, ID = 250A VGS = 10V, ID = 24A 3 4 0.08 Min. 500 10 100 100 5 0.1 Typ. Max. Unit V A A nA V 2/9 STE48NM50 ELECTRICAL CHARACTERISTICS (CONTINUED) Table 7: Dynamic Symbol gfs (1) Ciss Coss Crss RG Parameter Forward Transconductance Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Input Resistance Test Conditions VDS > ID(on) x RDS(on)max, ID = 24A VDS = 25V, f = 1 MHz, VGS = 0 Min. Typ. 20 3700 610 80 1.7 Max. Unit S pF pF pF f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain VDD = 250V, ID = 24 A RG = 4.7 VGS = 10 V (see Figure 14) td(on) tr td(off) tf tc Qg Qgs Qgd Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time Cross-over Time Total Gate Charge Gate-Source Charge Gate-Drain Charge 40 35 18 23 44 87 23 42 117 ns ns ns ns ns nC nC nC VDD = 400V, ID = 48 A, VGS = 10V (see Figure 18) Table 8: Source Drain Diode Symbol ISD ISDM (2) VSD (1) trr Qrr Irrm trr Qrr Irrm Parameter Source-drain Current Source-drain Current (pulsed) Forward On Voltage Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current ISD = 48 A, VGS = 0 ISD = 40 A, di/dt = 100 A/s, VDD = 100 V, Tj = 25C (see Figure 16) ISD = 40 A, di/dt = 100 A/s, VDD = 100 V, Tj = 150C (see Figure 16) 520 7.8 30 680 11.2 33 Test Conditions Min. Typ. Max. 48 192 1.5 Unit A A V ns C A ns C A Note: 1. Pulsed: Pulse duration = 300 s, duty cycle 1.5 %. 2. Pulse width limited by safe operating area. 3/9 STE48NM50 Figure 3: Safe Operating Area Figure 6: Thermal Impedance Figure 4: Output Characteristics Figure 7: Transfer Characteristics Figure 5: Transconductance Figure 8: Static Drain-source On Resistance 4/9 STE48NM50 Figure 9: Gate Charge vs Gate-source Voltage Figure 12: Capacitance Variations Figure 10: Normalized Gate Thereshold Voltage vs Temperature Figure 13: Normalized On Resistance vs Temperature Figure 11: Source-Drain Diode Forward Characteristics 5/9 STE48NM50 Figure 14: Unclamped Inductive Load Test Circuit Figure 17: Unclamped Inductive Wafeform Figure 15: Switching Times Test Circuit For Resistive Load Figure 18: Gate Charge Test Circuit Figure 16: Test Circuit For Inductive Load Switching and Diode Recovery Times 6/9 STE48NM50 ISOTOP MECHANICAL DATA DIM. MIN. A B C D E F G H J K L M N O 11.8 8.9 1.95 0.75 12.6 25.15 31.5 4 4.1 14.9 30.1 37.8 4 7.8 8.2 4.3 15.1 30.3 38.2 mm TYP. MAX. 12.2 9.1 2.05 0.85 12.8 25.5 31.7 MIN. 0.466 0.350 0.076 0.029 0.496 0.990 1.240 0.157 0.161 0.586 1.185 1.488 0.157 0.307 0.322 0.169 0.594 1.193 1.503 inch TYP. MAX. 0.480 0.358 0.080 0.033 0.503 1.003 1.248 G O B A N D E J K L M H C F 7/9 STE48NM50 Table 9: Revision History Date 30/Mar/2005 Revision 2 Modified value in table 7 Description of Changes 8/9 STE48NM50 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics All other names are the property of their respective owners (c) 2005 STMicroelectronics - All Rights Reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 9/9 |
Price & Availability of STE48NM50
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |